4a7224c41f
- B9A: read-only audit of stock LK/DT: the panel is an ST7735S 128x128 on SPI (BLSP1 QUP4, 16 MHz, mode 3, D/C GPIO116, RESET GPIO118), backlight = PM8916 MPP4 current sink 40 mA. - B9B: upstream panel-mipi-dbi with the stock init sequence as firmware; MPP4 sink via pinctrl + gpio-backlight; first light with correct colours/orientation/offsets. - B9C: fbcon (6x8, 21x16) on tty1 + getty, UART console kept, aurora-display service; cache B9C b9ce13c9 written and verified, cold boots with LTE + Wi-Fi + display. - B9L (RAM only): lk2nd second stage with an msm8916 SPI panel port shows a picture before Linux. - Sanitizer: whitelist for b8/ and b9/.
182 lines
4.4 KiB
Text
182 lines
4.4 KiB
Text
# B9A current Linux DT (running B8F = cache 857c9c30: DTB b8/b8f/out/aurora-b8f.dtb sha256 cc74b57d..., source linux/dts/msm8916-jz08-aurora-b8b.dts)
|
|
# decompiled with dtc; display-relevant nodes only. Read-only.
|
|
|
|
# aurora-b8f.dtb(dtc):409-413
|
|
l6 {
|
|
regulator-min-microvolt = <0x1b7740>;
|
|
regulator-max-microvolt = <0x1b7740>;
|
|
phandle = <0x4e>;
|
|
};
|
|
|
|
# aurora-b8f.dtb(dtc):466-467
|
|
l17 {
|
|
};
|
|
|
|
# aurora-b8f.dtb(dtc):1315-1332
|
|
blsp-spi4-default-state {
|
|
phandle = <0x7d>;
|
|
|
|
spi-pins {
|
|
pins = "gpio12", "gpio13", "gpio15";
|
|
function = "blsp_spi4";
|
|
drive-strength = <0x0c>;
|
|
bias-disable;
|
|
};
|
|
|
|
cs-pins {
|
|
pins = "gpio14";
|
|
function = "gpio";
|
|
drive-strength = <0x10>;
|
|
bias-disable;
|
|
output-high;
|
|
};
|
|
};
|
|
|
|
# aurora-b8f.dtb(dtc):1334-1340
|
|
blsp-spi4-sleep-state {
|
|
pins = "gpio12", "gpio13", "gpio14", "gpio15";
|
|
function = "gpio";
|
|
drive-strength = <0x02>;
|
|
bias-pull-down;
|
|
phandle = <0x7e>;
|
|
};
|
|
|
|
# aurora-b8f.dtb(dtc):1763-1857
|
|
display-subsystem@1a00000 {
|
|
status = "disabled";
|
|
compatible = "qcom,mdss";
|
|
reg = <0x1a00000 0x1000 0x1ac8000 0x3000>;
|
|
reg-names = "mdss_phys", "vbif_phys";
|
|
power-domains = <0x13 0x02>;
|
|
clocks = <0x13 0x6d 0x13 0x6e 0x13 0x73>;
|
|
clock-names = "iface", "bus", "vsync";
|
|
interrupts = <0x00 0x48 0x04>;
|
|
resets = <0x13 0x34>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x01>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x01>;
|
|
ranges;
|
|
phandle = <0x4a>;
|
|
|
|
display-controller@1a01000 {
|
|
compatible = "qcom,msm8916-mdp5", "qcom,mdp5";
|
|
reg = <0x1a01000 0x89000>;
|
|
reg-names = "mdp_phys";
|
|
interrupt-parent = <0x4a>;
|
|
interrupts = <0x00>;
|
|
clocks = <0x13 0x6d 0x13 0x6e 0x13 0x71 0x13 0x73>;
|
|
clock-names = "iface", "bus", "core", "vsync";
|
|
iommus = <0x4b 0x04>;
|
|
phandle = <0xc7>;
|
|
|
|
ports {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
|
|
port@0 {
|
|
reg = <0x00>;
|
|
|
|
endpoint {
|
|
remote-endpoint = <0x4c>;
|
|
phandle = <0x4f>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
dsi@1a98000 {
|
|
compatible = "qcom,msm8916-dsi-ctrl", "qcom,mdss-dsi-ctrl";
|
|
reg = <0x1a98000 0x25c>;
|
|
reg-names = "dsi_ctrl";
|
|
interrupt-parent = <0x4a>;
|
|
interrupts = <0x04>;
|
|
assigned-clocks = <0x13 0x2b 0x13 0x2e>;
|
|
assigned-clock-parents = <0x49 0x00 0x49 0x01>;
|
|
clocks = <0x13 0x71 0x13 0x6d 0x13 0x6e 0x13 0x6f 0x13 0x72 0x13 0x70>;
|
|
clock-names = "mdp_core", "iface", "bus", "byte", "pixel", "core";
|
|
phys = <0x49>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
vdda-supply = <0x4d>;
|
|
vddio-supply = <0x4e>;
|
|
phandle = <0xc8>;
|
|
|
|
ports {
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
|
|
port@0 {
|
|
reg = <0x00>;
|
|
|
|
endpoint {
|
|
remote-endpoint = <0x4f>;
|
|
phandle = <0x4c>;
|
|
};
|
|
};
|
|
|
|
port@1 {
|
|
reg = <0x01>;
|
|
|
|
endpoint {
|
|
phandle = <0xc9>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
phy@1a98300 {
|
|
compatible = "qcom,dsi-phy-28nm-lp";
|
|
reg = <0x1a98300 0xd4 0x1a98500 0x280 0x1a98780 0x30>;
|
|
reg-names = "dsi_pll", "dsi_phy", "dsi_phy_regulator";
|
|
#clock-cells = <0x01>;
|
|
#phy-cells = <0x00>;
|
|
clocks = <0x13 0x6d 0x19>;
|
|
clock-names = "iface", "ref";
|
|
vddio-supply = <0x4e>;
|
|
phandle = <0x49>;
|
|
};
|
|
};
|
|
|
|
# aurora-b8f.dtb(dtc):2144-2153
|
|
mpps@a000 {
|
|
compatible = "qcom,pm8916-mpp", "qcom,spmi-mpp";
|
|
reg = <0xa000>;
|
|
gpio-controller;
|
|
#gpio-cells = <0x02>;
|
|
gpio-ranges = <0x55 0x00 0x00 0x04>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <0x02>;
|
|
phandle = <0x55>;
|
|
};
|
|
|
|
# aurora-b8f.dtb(dtc):2174-2179
|
|
pwm {
|
|
compatible = "qcom,pm8916-pwm";
|
|
#pwm-cells = <0x02>;
|
|
status = "disabled";
|
|
phandle = <0xd3>;
|
|
};
|
|
|
|
# aurora-b8f.dtb(dtc):2569-2584
|
|
spi@78b8000 {
|
|
compatible = "qcom,spi-qup-v2.2.1";
|
|
reg = <0x78b8000 0x500>;
|
|
interrupts = <0x00 0x62 0x04>;
|
|
clocks = <0x13 0x3f 0x13 0x36>;
|
|
clock-names = "core", "iface";
|
|
dmas = <0x6c 0x0a 0x6c 0x0b>;
|
|
dma-names = "tx", "rx";
|
|
pinctrl-names = "default", "sleep";
|
|
pinctrl-0 = <0x7d>;
|
|
pinctrl-1 = <0x7e>;
|
|
#address-cells = <0x01>;
|
|
#size-cells = <0x00>;
|
|
status = "disabled";
|
|
phandle = <0xee>;
|
|
};
|
|
|
|
# search for panel/backlight/framebuffer/simple-framebuffer/mipi-dbi/st7735 strings:
|
|
(none)
|
|
|
|
# live board confirmation: see b9a-linux-display.txt (display-subsystem status=disabled, spi@78b8000 status=disabled, no panel/backlight nodes)
|